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Abstract—The definition of the intrinsic cut-off frequency (fT )
based on the current gain equals to one (0 dB) is critically ana-
lyzed. A condition for the validity of the quasi-static estimation of
fT is established in terms of the temporal variations of the electric
charge and electric flux on the drain, source and gate terminals.
Due to the displacement current, an electron traversing the
channel length generates a current pulse of finite temporal width.
For electron devices where the intrinsic delay time of the current
after a transient perturbation is comparable to such width, the
displacement currents cannot be neglected and the quasi-static
approximation becomes inaccurate. We provide numerical results
for some ballistic transistors where the estimation of fT under the
quasi-static approximation can be one order of magnitude larger
than predictions obtained from a time-dependent numerical
simulations of the intrinsic delay time (including particle and
displacement currents). In other ballistic transistors, we show
that the gate current phasor can be smaller than the drain one
at all frequencies, giving no finite value for fT .
Index Terms—Cut-off frequency, THz, displacement current,
nano transistor, time-dependent simulation.
I. INTRODUCTION
THE development of faster electron devices for digital andanalog applications is a constant demand in the electron-
ics industry [1], [2].The scientific community tries to quantify
how fast the field effect transistors (FETs) work through some
figures of merit (FoMs). Unfortunately, there is no such a
unique FoM that unequivocally quantifies the speed. Some
definitions are linked to a particular circuit or application,
others to the intrinsic device itself. Some FoMs are redefined
to make them more easily accessible from simulations, or from
measurements. Usually, the FoM in digital FET applications
are related with times, while in analog ones are commonly
described with frequencies.
In digital FET applications, for example, an important FoM
is the intrinsic delay time τd. The idea of this FoM is to
quantify the time needed for an output signal to respond to an
input signal [3]. Many times, a simpler quasi-static definition
of the intrinsic delay time, τQSd ≈ C · Vgs/Ids, is preferred
because it is easily accessible from DC (time-independent)
simulations [1]. Such expression can be interpreted as the
time needed to charge the next gate capacitor C until the
gate voltage Vgs associated to the ON state, with a constant
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drain-source current Ids. From an experimental point of view,
however, a new definition of the intrinsic delay time from a
ring oscillator of N (odd) CMOS inverters is used. By taking
the inverse of the frequency at which the ring oscillator runs
and dividing it by N , such intrinsic delay time can be easily
obtained [4].
In analog applications, the cut-off frequency fT and the
maximum oscillation frequency fmax are the main FoMs.
The fT is defined as the frequency at which the drain and
gate currents become equal (that is a current gain of 0 dB)
[5], [6]. Equivalently, the fmax is the frequency at which the
power gain is 0 dB [1]. Both frequencies are easily accessible
from the measurement of S-parameters and even their intrinsic
values (when all parasitic elements of the circuit are eliminated
using de-embedding techniques) are measurable. Needless to
say, fmax, based on Mason’s identities [7], becomes a more
relevant FoM in high-frequency analog applications [2].
It is accepted that, although the intrinsic fT is not the
relevant FoM in high frequency analog applications, it is a
meritorious FoM providing useful information on the speed
of FETs. In order to provide an expression of the cut-off
frequency accessible from DC (time-independent) simulations,
the so-called quasi-static approximation fQST ≈ gm/(2piC) is
presented in the literature [8]–[12]. It is based on assuming
that the drain current is only the DC component related to the
(linear) transconductance gm = dIds/dVgs ≈ Ids/Vgs, while
the gate current is the displacement component proportional
to the capacitor C and frequency. From the previous quasi-
static definition of the intrinsic delay time τQSd ≈ C ·Vgs/Ids
in digital applications, we easily arrive to the approximation
fQST ≈ 1/(2piτQSd ) [13], [14]. This last expression suppos-
edly justifies why the cut-off frequency is a good FoM to
quantify the intrinsic switching speed in digital applications.
Alternatively, several non-quasi-static approximations are also
proposed for more accurate predictions of fT [6], [8], [15],
[16].
In this paper, we discuss if fT can be an appropriate FoM
to quantify the intrinsic speed of these nanoscale FETs with
dimensions of few nanometers for digital or analog TeraHertz
(THz) applications. In such FETs, the electric field generated
by an electron crossing the channel is not properly screened
and it induces displacement current on the terminals. We
will construct a condition for the validity of the quasi-static
estimation of fQST and prove that fT can be a quite misleading
estimator (with or without approximations) for the speed of
ballistic FETs.
We summarize here four relevant time intervals that will be
used along the paper. The intrinsic delay time τd quantifies
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2the temporal difference between the time when a gate voltage
perturbation starts and the time when the gate, drain and source
currents reach steady-state values. The τQSd and τ
NQS
d are
the intrinsic delay time mentioned above under the quasi-
static approximation and under the zero-order non-quasi-static
approximation, respectively. Due to the displacement current,
one electron traversing the channel length generates a current
pulse 1. The temporal width of such pulse is defined as τp.
The value of τp is influenced by the device geometry and the
dielectric relaxation time needed for the background charge to
neutralize (screen) the electric field generated by the single
electron. In the text, we also define fdT , f
QS
T and f
NQS
T
as the cut-off frequencies associated to τd, τ
QS
d and τ
NQS
d ,
respectively. Finally, fT is the exact definition of the cut-off
frequency from the current gain equals to one. We will see in
this paper that fT can differ from fdT .
II. FOURIER ANALYSIS OF fT
In this Section, a Fourier analysis of the definition of fT
from the current gain equals to one will be discussed, with
special attention to the role played by the particle and displace-
ment currents on it. This complete discussion is valid for any
type of (ballistic or non-ballistic) FETs. We will also present
the conditions of validity of the quasi-static approximation in
terms of the temporal variations of the electric charge plus the
electric flux on the drain, source and gate terminals.
A. Preliminary Discussion
We consider a dual-gate FET depicted in Fig. 1(a) with three
terminals. The three relevant total (displacement plus particle)
currents, named I1(t), I2(t) and I3(t) are associated to the
gate, drain and source terminals, respectively, as
Im(t) =
∫
Sm
(~r)
d ~E(~r, t)
dt
· d~s+
∫
Sm
~J(~r, t) · d~s, (1)
being (~r) the electric permittivity, ~E(~r, t) the electric field
and ~J(~r, t) the particle current density. We consider d~s out-
wards. The three surfaces in equation (1) construct a surface
S = S1 + S2 + S3 that totally enclose an arbitrary volume Ω.
Then, by construction, at any time t, the three currents satisfy
I1(t) + I2(t) + I3(t) = 0. (2)
which is just the conservation of the total current in the active
region Ω due to the application of Gauss’s law in S.
In the evaluation of fT , we are interested in a transient
simulation. Initially, the three currents have steady-state values
Im(0). At t = 0, a (small-signal) voltage perturbation is
applied on one of the three FET terminals. Then, during a
time interval τd (we will see later that this time is indeed
the intrinsic delay time), the three output currents oscillate.
Finally, new steady-state values Im(τd) for the three currents
1In the case of an electron with charge q and velocity v moving between
two infinite parallel metals separated with a distance L, it is well known from
the Ramo-Shockley-Pellegrini theorem [17] that the square pulse current has
a temporal width of τp = L/v and a height equals to qv/L. The total charge
of the current pulse is (qv/L)× (L/v) = q.
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Fig. 1. (a) Cross-section of the active region Ω = L× (H′ +H+H′′)×W
in a dual-gate 2D FET being L the gate length. (b) A two-port network of
the intrinsic device.
are achieved with Im(t) = Im(τd) for t ≥ τd. For each contact
m, we define the incremental charge during τd as
∆Qm ≡
∫ τd
0
(Im(t)− Im(τd))dt. (3)
Using (2) that ensures I1(t)+I2(t)+I3(t)−I1(τd)−I2(τd)−
I3(τd) = 0 at any time, we easily get
∆Q1 + ∆Q2 + ∆Q3 = 0. (4)
This equation just states that the variation of electron charge
from 0 till τd in the volume Ω is compensated by the variations
of the electric flux during this time interval on the surface S.
B. The All-order Definition of fT
The usual definition of fT comes from a FET in common
source configuration as plotted in Fig. 1(b). Following the
signs of the currents assigned to the FET of Fig. 1(a), the
currents on the gate and drain terminals of the two-port
network are positive when leaving the network. In the two-
port network model of Fig. 1(b), the relationship between the
phasor voltages V˜m(ω) ≡ F{Vm(t) − Vm(0)}, the phasor
currents I˜m(ω) ≡ F{Im(t) − Im(0)} and the Y -parameter
matrix is[
I˜1(ω)
I˜2(ω)
]
=
[
Y11(ω) Y12(ω)
Y21(ω) Y22(ω)
] [
V˜1(ω)
V˜2(ω)
]
. (5)
where ω is the angular frequency and F{..} is the Fourier
transform. The frequency-dependent component Ymn(ω) of
the admittance matrix, due to a small signal current Im(t) −
Im(0) collected on contact m when a step perturbation
Vn(t) = Vn(0) + ∆Vn · u(t) (with u the Heaviside step
function) is applied on contact n and zero volts in the rest
of terminals, is given by [5], [18]
Ymn(ω) ≡ ∆Im
∆Vn
+
jω
∆Vn
∫ τd
0
(Im(t)− Im(τd)) e−jωtdt, (6)
where ∆Im = Im(τd) − Im(0). In expression (6), we have
considered Im(t) = Im(τd) for t ≥ τd.
The intrinsic cut-off frequency fT computed from the Y -
parameter is the linear frequency at which the current gain
magnitude drops to unity (0 dB) [5]
|h21(ω = 2pifT )| ≡
∣∣Y All21 ∣∣∣∣Y All11 ∣∣ ≡ F{I2(t)− I2(0)}F{I1(t)− I1(0)} = 1. (7)
The superindex All means that all orders of the Taylor
expansions of the Fourier transform in (6) are taken into
account (without approximations).
3C. The Quasi-static Definition of fQST
The expression of fQST within the quasi-static approxima-
tion is obtained by computing the term Y21 from (6) without
any frequency dependence, e−jωt ≈ 0, as
Y QS21 (ω) ≈
∆I2
∆V1
≡ dI2
dV1
≡ gm. (8)
The term Y11 is computed with a zero-order approximation,
e−jωt ≈ 1, from (6) as
Y QS11 (ω) ≈
jω
∆V1
∫ τd
0
(I1(t)− I1(τd)) dt = jω∆Q1
∆V1
, (9)
where ∆Q1 is defined in (3). The approximation in (8) is
based on the assumption that the current pulse τp is short
enough to neglect any displacement component of the drain
current. Expression (9) assumes that the gate current is the
displacement component. As indicated in the Introduction,
from (7), using (8) and (9) , we get
fQST =
gm
2pi∆Q1/∆V1
=
gm
2piC1
, (10)
where the term ∆Q1/∆V1 ≡ C1 is usually associated to the
gate capacitor [19]. If we assume that ∆Q1 ≈ ∆Q2, during
the transient evolution
∆Q1 ≈ ∆Q2 ≡
∫ τd
0
(I2(t)− I2(τd))dt ≈ ∆I2τQSd , (11)
we get the condition C1∆V1 = ∆Q1 ≈ ∆Q2 ≈ ∆I2τQSd
where τQSd ≈ C1∆V1/∆I2 is the typical quasi-static definition
of the intrinsic delay time mentioned in the Introduction
when ∆V1 ≈ Vgs giving ∆I2 ≈ Ids. Then, the definition
of the (small-signal) transconductance in equation (8), with
expression (11), can be redefined as [13]
gm ≡ dI2
dV1
≈ ∆I2
∆V1
=
∆I2
∆Q1
∆Q1
∆V1
=
1
τQSd
C1. (12)
Putting (12) into (10), one arrives to the final result
fQST = 1/(2piτ
QS
d ), (13)
which is one of the main reasons why fQST is interpreted as a
relevant FoM on how fast a digital FET works. In summary,
the quasi-static approximation is valid whenever the condition
∆Q1 ≈ ∆Q2 is satisfied. From (4), such condition can be
equivalently written as ∆Q3 ≈ 0. From (3), the previous con-
ditions in a transient evolution means that the source current
rapidly becomes equivalent to its high value I3(t) ≈ I3(τd)
while the drain current remains low I2(t) ≈ I2(0) during the
intrinsic delay time interval 0 < t < τd. These conditions are
typical in many FETs with a large channel length L where the
intrinsic delay time τd is much larger than the temporal width
of the current pulse generated by one electron τp, i.e. τd > τp.
Then, the total (particle and displacement) current in the drain
and source contacts are detected only when electrons cross the
surfaces S2 and S3, respectively. However, in FET devices
with a short channel length L, one can easily get scenarios
with τd ≈ τp where an electron moving along the channel
generates a time-dependent electric field that is detected as
displacement current on the source and drain contacts without
even crossing the surfaces S2 (drain contact) and S3 (source
contact).
D. The Zero-order Non-quasi-static Definition of fNQST
In order to better include the drain displacement current, it
seems more appropriate to use the same zero-order approxi-
mation of the exponential term, e−jωt ≈ 1, that we have used
for Y11 in (9), in the computation of Y21 from (6)
Y NQS21 (ω) ≈ gm +
jω
∆V1
∫ τd
0
(I2(t)− I2(τd)) dt
= gm − jω|∆Q2|/∆V1, (14)
where ∆Q2 is also defined in (3). Consequently, from (7), a
non-quasi-static estimation (NQS) of fT gives [20]
fNQST =
gm
2pi
√
∆Q21 −∆Q22/∆V1
. (15)
This is a first step (zero-order Taylor approximation) in the
evaluation of fNQST beyond the quasi-static approximation.
In a typical n-type FET, when ∆V1 is positive, we can
expect a positive transient current I2(t) satisfying I2(0) ≤
I2(t) ≤ I2(τd), while the current on the source is negative and
decreases I3(0) ≥ I3(t) ≥ I3(τd) because of the signs selected
in Fig 1(b). Since we deal with an increment of electrons
(negative charge) in the channel, we expect I1(t) ≥ 0 in the
metal. From (3) we get positive ∆Q1 and ∆Q3, while negative
∆Q2. Therefore, the expression ∆Q1 + ∆Q3 = |∆Q2| is
achieved, which means |∆Q1| < |∆Q2|. This condition will
be numerically tested later. Therefore, the definition of fNQST
in (15) can be ill-defined because it deals with a square root of
a negative number, that is, the condition |h21| = 1 cannot be
reached with this zero-order non-quasi-static approximation.
We arrive now to a relevant question about the adequacy
of fT as a proper FoM for testing FET speed. Is it possible
to find FETs where the gate phasor current is always smaller
than the drain one, even with the exact definition of the Y
parameters in (7)? This would imply that, contrarily to what
is assumed in the own definition of fT , the current gain never
drops to 0 dB at any frequency.
III. NUMERICAL SIMULATION
The conditions of validity of fQST were discussed in Section
II-C. In Section II-D we pointed out the possibility that
the own definition of fT is ill-defined because there is no
guarantee that the gate phasor current becomes higher than
the drain phasor current as frequency grows. Next, we pro-
vide numerical confirmation of these drawbacks for ballistic
nanoscale FETs.
A. Device Structure and Time-dependent Simulations
We will consider dual-gate FETs schematically drawn in
Fig. 1(a) with a 2D channel material. These 2D materials are
expected to improve electron mobility and to suppress the short
channel effect for ultra-scaled devices. In order to simplify
the numerical simulations (avoiding extra complications, like
Klein tunneling or hole transport, that will obscure the in-
terpretations of our numerical results), we will consider only
electron transport in the conduction band of a n-type graphene-
like material with a linear energy band E~k = ±~vf |~k| being
vf = 5 × 105 m/s the Fermi velocity and ~k the wave vector
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Fig. 2. The output characteristic of device A for different V1.
which contains the two degrees of freedom {kx, kz}. The
permittivity is  = 40 in the 2D material and  = 3.90
in dielectrics with 0 is the vacuum permittivity. Electron
transport will be assumed ballistic (without phonon or impurity
scattering) and only the electron-electron interaction through
the Poisson equation will be considered. The simulation box
will not include the 3D-2D contact resistances and other para-
sitic elements (which are the well-known frequency bottleneck
[1]). Thus, we only simulate the intrinsic performance of
FETs.
We will consider FET devices with a width of the current
pulse associated to one electron comparable to the intrinsic
delay time along the channel, i.e. τp ≈ τd. These conditions
just mean that the channel is short enough and the dielectric
relaxation time large enough so that the displacement current
of an electron crossing the channel has to be considered in each
terminal even when the electron is in the middle of the channel.
The extension L′ depicted in Fig. 1(a) is present to ensure the
proper computation of such displacement current, even when
the electrons are outside of the volume Ω. The time-dependent
total currents in equation (1) are computed with the BITLLES
simulator [21] from self-consistent Monte Carlo solutions of
the Boltzmann and Poisson equations. The temporal step of the
simulations is ∆t = 7×10−16 s. Finally, we notice that all the
transient simulations have been repeated many times and the
results properly averaged in order to minimize the presence of
physical noise [22] (random fluctuations) in the current values.
The reasons are to avoid extra non-pertinent complexities in
the discussions of the results and to approach experimental
S-parameters setups which provide measurements through
several periods of the oscillating signals.
B. Example 1: Device A
We consider device A with a volume ΩA = 100×(45+1+
45) × 1125 nm3 in Fig. 1(a) with the 2D material thickness
H = 1 nm and the gate length L = 100 nm. In the simulation
box, we set spatial steps ∆x = 10 nm, ∆y = 11.25 nm and
∆z = 225 nm resulting 22×11×7 cells. The DC characteristic
plotted in Fig. 2 is computed by time-averaging the total drain
current in (1) and by summing the net number of electrons
transmitted through the drain surface. Both DC values coincide
because the time-averaged displacement current is zero. Such
double computation of the drain DC value certifies the correct
simulation of the displacement current.
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Fig. 3. Total (particle plus displacement) transient currents on the drain (b),
gate (c) and source (d) contacts of device A when a sequence of square voltage
pulses (a) is applied on the gate contacts. V2 = 0.1 V.
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Fig. 4. The Y parameters computed from the time-dependent simulation
of the total (particle plus displacement) currents in device A using three
different expressions. In solid lines, taken into account all orders (All) and
in dashed lines with the non-quasi-static (NQS) or the quasi-static (QS)
approximations.
The transient currents in response to two square voltage
pulses on the gate contact are indicated in Fig. 3. As illustrated
in Fig. 1(b), since we deal with a small-signal formalism, the
evaluation of Y21 and Y11 is done with a DC bias, V2 = 0.1 V,
applied between drain and source contacts, and a DC voltage
V1 = −0.05 V plus the transient perturbation ∆V1 = 0.1 V
on the gate. In Fig. 4, the solid lines are |Y All21 | and |Y All11 |
computed exactly from (6) as a function of frequency. For
frequencies higher enough, the absolute value of Y All21 shows
strong frequency dependency and the |Y All11 | is no longer
linearly increasing with the frequency, which is qualitatively
identical to the experimental observations [19]. The values of
|Y All21 | and |Y All11 | become equal at fT = 1.31 THz.
Using the quasi-static approximation in expression (10), we
get fQST = 1.45 THz, which is similar to the previous value
fT = 1.31 THz. In the non-quasi-static approximation, the
formula (15) requires the restriction |∆Q1| > |∆Q2|. As
illustrated in Fig. 3 (red dashed area), ∆Q1 = 11.62×10−19 C,
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∆Q2 = −26.53×10−19 C and ∆Q3 = 14.91×10−19 C. The
result ∆Q1 < |∆Q2| is coincident with what we anticipated
in Section II-D. Since ∆Q21 < ∆Q
2
2, there is no solution to the
fT in non-quasi-static case. This result can also be understood
from (14) indicating that |∆Q2| controls the frequency slope
of Y NQS21 at high enough frequencies. Similarly, from (9), the
slope of Y QS11 is controlled by the ∆Q1. Since ∆Q1 < |∆Q2|,
the terms Y NQS21 and Y
QS
11 never cross as can be seen in Fig.
4. Surprisingly, the (zero-order) non-quasi-static model is even
worse than the simpler quasi-static one.
The errors when neglecting the displacement current in
the computation of fQST can be quantified from expression
(14). The elimination of the drain displacement current can
be justified for those frequencies satisfying that gm is larger
or equal than the ω|∆Q2|/∆V1. By imposing the previous
condition, gm ≈ 2pifc|∆Q2|/∆V1, we get a definition of the
maximum frequency fc where the drain displacement current
can be reasonably neglected
fc =
gm
2pi|∆Q2|/∆V1 . (16)
However, since we have demonstrated in equation (4) that
|∆Q2| > ∆Q1, we always get fc < fQST which can be
seen in Fig. 4 where solid lines (All) start to deviate from
dashed lines (QS) at fc = 0.82 THz < f
QS
T = 1.45 THz.
Notice that the condition ∆Q1 ≈ ∆Q2 in (16) implies that
fc ≈ fQST justifying the arguments on the range of validity of
fQST mentioned in Section II-C.
C. Example 2: Device B
The quasi-static approximation seems to imply that a desired
condition for a fast FET is ∆Q1 → 0 (C1 → 0) if short
channel effects are still under control. Such condition would
imply that fQST = gm/(2pi∆Q1/∆V1) = gm/(2piC1) → ∞
in equation (10) and τQSd ≈ C1∆V1/∆I2 ≈ ∆Q1/∆I2 → 0.
We consider a new design (device B) with the goal of getting
C1 → 0. In particular we consider the same FET of Fig. 1(a)
with the geometry ΩB = 20 × (45 + 1 + 45) × 700 nm3
(gate length L = 20 nm) under the same type of simulation
as in device A. In the simulation box, we set spatial steps
∆x = 2 nm, ∆y = 11.25 nm and ∆z = 140 nm resulting
22×11×7 cells. We plot the DC current-voltage characteristic
of device B in Fig 5. In spite of the small capacitance, the short
channel effects are reasonably under control. We use V2 =
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Fig. 7. The Y parameters computed from time-dependent simulation of the
total currents in device B using three different expressions (as in Fig. 4).
0.1 V, applied between drain and source contacts, and V1 =
−0.1 V plus the transient perturbation ∆V1 = 0.15 V on the
gate. The total transient currents on the drain, gate and source
contacts of device B due to a step voltage perturbation in the
gate are plotted in Fig. 6, where the sum of the total currents
also maintains consistency with the continuity equation (2).
Moreover, the incremental charge ∆Q1 = 1.54 × 10−19 C,
∆Q2 = −6.76× 10−19 C and ∆Q3 = 5.24× 10−19 C.
The Y parameters changing with frequency in all orders
(solid lines), NQS and QS models (dashed lines) for device
B are plotted in Fig. 7. In the quasi-static estimation, because
the |∆Q1| in device B becomes smaller than that of device
A, the Y QS11 is shifted towards the horizontal axis, therefore,
the quasi-static value of the cut-off frequency increases giving
fQST = 10.64 THz. The behaviors of NQS for device B and
device A are similar. In the all orders model, the condition
|h21| = 1 is satisfied at fT = 4.97 THz. The oscillations of
Y All11 and Y
All
21 at higher frequencies are the Fourier transform
of time-dependent variations of the total currents in Fig. 6,
which can be associated to plasmonic oscillations with shorter
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Fig. 9. The total (particle plus displacement) transient currents on the drain
(b), gate (c) and source (d) contacts of device C in response to a step voltage
perturbation (a) on the gate contacts. V2 = 0.1 V.
periods than the value of τd plotted there. So the exact value
of the fT is randomly influenced by such oscillations. We have
assumed an ideal metallic contact (dielectric relaxation time
equals to zero) in all simulations. One can expect significantly
different randomness in the oscillations of the Y parameters at
high frequency for heavily doped contacts [23]. The problem
present in device B is that the real frequency where the device
stops working properly is much lower than fQST = 10.64 THz
and fT = 4.97 THz.
D. Example 3: Device C
To go a step further, we design a device C which has volume
ΩC = 20× (45+1+45)×200 nm3 (gate length L = 20 nm).
The DC current is plotted in Fig. 8, which indicates the ability
of the gate to control the channel. In the transient current
plotted in Fig. 9 in response to a step voltage perturbation,
we get the incremental charge ∆Q2 = −4.33 × 10−19 C,
∆Q3 = 3.45×10−19 C and ∆Q1 = 0.9×10−19 C. The ∆Q1
approaches to 0. The Y parameters are plotted in Fig. 10. The
QS result fQST = 13.43 THz is quite far from the maximum
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Fig. 10. The Y parameters computed from time-dependent simulation of the
total currents in device C using three different expressions (as in Fig. 4).
frequency fc = 2.68 THz. It is relevant to emphasize that
the condition |h21| = 1 is never satisfied in the whole THz
window for the all orders model, i.e. the |Y All21 | and |Y All11 |
never cross, showing a misleading result fT = ∞. Certainly,
the real nano FET stops working properly at some frequency.
To understand the real speed limitation of devices B and
C, let us notice that the simulations in Figs. 3, 6 and 9
can be interpreted in two different ways. First, as we have
done up to here, the currents are the FET response to a
step voltage perturbation needed for computing the small-
signal Y -parameter in a linear system. Second, they can be
identically interpreted as the current response when the gate
change from the digital voltage ‘0’ to ‘1’. Then, the time τd
defined in expression (3) is directly related to the intrinsic
delay time τd discussed in the Introduction as a FoM for digital
electronics. In other words, the two pulses in Figs. 3(a) can be
understood as the input digital signal and the drain currents as
the output digital signals. Certainly, the FETs are not properly
switched-off in our small-signal simulations, and a large-signal
simulation will be needed, in principle. However, the present
simulations are enough to compare the different FET speed
estimators. The relation between the input and output signals
in Figs. 3, 6 and 9 can be modeled from linear system theory. It
is clear that the relevant frequencies are inversely proportional
to the time interval τd. A reasonable expression could be
fdT ≈ 1/(2τd) [24] [25].
In device A, from Fig. 3, we get a value of the intrinsic
delay time τd = 0.352 ps, resulting fdT = 1.42 THz, which
is similar to the quasi-static cut-off frequencies fQST = 1.45
THz. However, in device B, from Fig. 6, we get a simulated
τd = 0.185 ps giving fdT = 2.70 THz, which is much smaller
that the value fQST = 10.64 THz. In device C, the result is
even worse where the intrinsic delay time is τd = 0.138 ps
providing fdT = 3.62 THz. The reason why the quasi-static
expression (10) does not capture the real intrinsic delay time
in devices B and C is because the approximation ∆Q2 ≈ ∆Q1
is no longer true. In fact, since we looked for ∆Q1 → 0, the
result ∆Q2 >> ∆Q1 gives f
QS
T in (10) much larger than
fc in (16). Let us notice that the quasi-static estimation of
the intrinsic delay time is again clearly misleading. In device
B, we get τQSd ≈ C1∆V1/∆I2 ≈ 0.015 ps, which is more
than one order of magnitude smaller than our simulated value
τd = 0.185 ps (the ratio τd/τ
QS
d is different from f
d
T /f
QS
T
7because of the factor pi in (13)). In device C, the τQSd ≈ 0.012
ps is also more than one order of magnitude shorter than the
simulated value τd = 0.138 ps. The reason of this discrepancy
is also the condition ∆Q2 >> ∆Q1, which invalidates the
quasi-static estimation discussed in Section II-C
IV. FINAL DISCUSSION AND CONCLUSIONS
In conclusion, we have established the condition for the
validity of the quasi-static approximation of fQST in terms of
the electrical current and electrical flux on the gate, drain and
source FET terminals defined in expressions (1) and (3). Such
approximation is applicable when ∆Q1 ≈ ∆Q2 which means
that we are dealing with FETs where the intrinsic delay time
is much larger than the temporal width of the current pulse
generated by one electron, i.e. τd > τp (with large channel
length L as in device A). On the contrary, in devices where
τd ≈ τp (i.e. as in devices B and C with short channel length
L), the quasi-static approximation is not applicable because the
electric field generated by electrons are not screened inside the
device active region, and its associated displacement current
becomes relevant during all the time while the electron is
traversing the channel. We have shown through analytical
arguments supported by numerical simulations that the esti-
mations of the intrinsic cut-off frequency based on |h21| = 1
(with the quasi-static fQST , zero-order non-quasi-static f
NQS
T
or without approximations fT ) can provide misleading results
for the speed of FETs. This problem is specially severe for
nanoscale FETs which are routinely modeled from quantum
transport simulators. The explicit quantum simulation of the
time-dependent displacement current and τd demand such
huge amount of computational resources [17], [23], [26]
that the intrinsic FoM of the speed of such ballistic FET
are routinely taken from quasi-static estimations. As shown
in some examples in this work, such type of quasi-static
estimations can erroneously predict the FET speed by one
order of magnitude. Other examples show no finite value of fT
underlying an important limitation of the traditional definition
of fT to properly quantify the speed of FETs. However, when
parasitic elements are included in the simulation, one can
expect a tendency to recover the validity of the quasi-static
approximation (τd grows and τp remains the same) at the price
of getting lower FET speed than its intrinsic value.
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